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collectively forming a first trench in the first semiconductor 
layer , a second semiconductor layer having a second surface 
opposing the first surface of the first semiconductor layer , 
and an insulator layer disposed between and in contact with 
the first surface and the second surface , wherein the first 
semiconductor layer , the second semiconductor layer , and 
the insulator layer form a semiconductor waveguide region , 
and wherein the first trench is configured to confine a mode 
of light beam propagation in the semiconductor waveguide 
region . 
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PATTERNED ACCUMULATION MODE and a second protrusion collectively forming a first trench in 
CAPACITIVE PHASE SHIFTER the first semiconductor layer , forming a second semicon 
ductor layer having a second surface opposing the first 
BACKGROUND surface of the first semiconductor layer , and disposing an 
5 insulator layer between and in contact with the first surface 
An optical modulator is a device which is used to modu and the second surface , wherein the first protrusion corre 
late or manipulate properties of a beam of light . The beam sponds to a second trench in the insulator layer , wherein the 
may be propagated through an optical waveguide , which is first semiconductor layer , the second semiconductor layer , 
a physical structure that confines and guides the propagation and the insulator layer collectively form a semiconductor 
of an electromagnetic ( EM ) wave or optical signal . An 10 waveguide region , wherein the first semiconductor layer and optical mode , or mode , is an electromagnetic ( EM ) field the second semiconductor layer are configured to form a excited in a waveguide . Silicon photonics is a photonic carrier accumulation region in response to a modulating system using silicon as the optical medium . A silicon pho 
voltage , and induce , based on the carrier accumulation tonics phase shifter is a silicon photonics device that modi fies the effective index of the optical mode in a waveguide 15 region , a phase shift of a light beam propagating in the 
upon depletion , accumulation or injection of carriers in the semiconductor waveguide region , and wherein the first 
device structure , or upon temperature change . The modifi trench and the second trench are configured to adjust a 
cation of the carrier distribution modifies the effective index charge distribution of the carrier accumulation region and an 
of the mode and hence , the phase . The modification of the optical electric field distribution of the light beam . 
carrier distribution may also modify slightly the absorption 20 Other aspects of the invention will be apparent from the 
of the material , hence , the field is attenuated . Many existing following description and the appended claims . 
accumulation mode phase shifters include complex features 
that make fabrication of such phase shifters complicated via BRIEF DESCRIPTION OF DRAWINGS 
semiconductor manufacturing processes . 
25 Specific embodiments of the invention will now be 
SUMMARY described in detail with reference to the accompanying 
figures . Like elements in the various figures are denoted by 
In general , in one aspect , the invention relates to a like reference numerals for consistency . 
capacitive phase shifter device . The capacitive phase shifter FIG . 1A shows a diagram of a three dimensional ( 3D ) 
device includes a first semiconductor layer having a first 30 view and a cross sectional view of a patterned accumulation 
surface , wherein the first surface comprises a first protrusion mode capacitive phase shifter in accordance with one or 
and a second protrusion collectively forming a first trench in more embodiments disclosed herein . 
the first semiconductor layer , a second semiconductor layer FIG . 1B shows a diagram of a cross - sectional view of a having a second surface opposing the first surface of the first patterned accumulation mode capacitive phase shifter in semiconductor layer , and an insulator layer disposed 35 
between and in contact with the first surface and the second accordance with one or more embodiments disclosed herein . FIG . 1C shows a diagram of a cross - sectional view of a surface , wherein the first protrusion corresponds to a second 
trench in the insulator layer , wherein the first semiconductor patterned accumulation mode capacitive phase shifter in 
layer , the second semiconductor layer , and the insulator accordance with one or more embodiments disclosed herein . 
layer collectively form a semiconductor waveguide region , 40 uctor waveguide region . 40 FIG . 2 shows a flowchart in accordance with one or more 
wherein the first semiconductor layer and the second semi embodiments disclosed herein . 
conductor layer are configured to form a carrier accumula - FIGS . 3A , 3B , 4A , and 4B show examples in accordance 
tion region in response to a modulating voltage , and induce , with one or more embodiments disclosed herein . 
based on the carrier accumulation region , a phase shift of a 
light beam propagating in the semiconductor waveguide 45 DETAILED DESCRIPTION 
region , and wherein the first trench and the second trench are 
configured to adjust a charge distribution of the carrier In the following detailed description of embodiments of 
accumulation region and an optical electric field distribution the invention , numerous specific details are set forth in order 
of the light beam . to provide a more thorough understanding of the invention . 
In general , in one aspect , the invention relates to a 50 However , it will be apparent to one of ordinary skill in the 
semiconductor waveguide device . The a semiconductor art that the invention may be practiced without these specific 
waveguide device includes a first semiconductor layer hav details . In other instances , well - known features have not 
ing a first surface , wherein the first surface comprises a first been described in detail to avoid unnecessarily complicating 
protrusion and a second protrusion collectively forming a the description . 
first trench in the first semiconductor layer , a second semi - 55 In the following description , any component described 
conductor layer having a second surface opposing the first with regard to a figure , in various embodiments of the 
surface of the first semiconductor layer , and an insulator invention , may be equivalent to one or more like - named 
layer disposed between and in contact with the first surface components described with regard to any other figure . For 
and the second surface , wherein the first semiconductor brevity , descriptions of these components will not be 
layer , the second semiconductor layer , and the insulator 60 repeated with regard to each figure . Thus , each and every 
layer form a semiconductor waveguide region , and wherein embodiment of the components of each figure is incorpo 
the first trench is configured to confine a mode of light beam rated by reference and assumed to be optionally present 
propagation in the semiconductor waveguide region . within every other figure having one or more like - named 
In general , in one aspect , the invention relates to a method components . Additionally , in accordance with various 
for fabricating a capacitive phase shifter device . The method 65 embodiments of the invention , any description of the com 
includes forming a first semiconductor layer having a first ponents of a figure is to be interpreted as an optional 
surface , wherein the first surface comprises a first protrusion embodiment which may be implemented in addition to , in 
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conjunction with , or in place of the embodiments described ( 102a ) . Correspondingly , semiconductor layer B ( 102b ) has 
with regard to a corresponding like - named component in a surface B ( 106b ) opposing the surface A ( 106a ) of semi 
any other figure . conductor layer A ( 102a ) . Further , the insulator layer ( 105 ) 
Throughout the application , ordinal numbers ( e . g . , first , is disposed between and in contact with both surface A 
second , third , etc . ) may be used as an adjective for an 5 ( 106a ) and surface B ( 106b ) , where the protrusion A ( 104a ) 
element ( i . e . , any noun in the application ) . The use of ordinal in semiconductor layer A ( 102a ) corresponds to a trench B 
numbers is not to imply or create any particular ordering of ( 107b ) in the insulator layer ( 105 ) . In one or more embodi 
the elements nor to limit any element to being only a single ments , semiconductor layer A ( 102a ) , semiconductor layer B 
element unless expressly disclosed , such as by the use of the ( 102b ) , and the insulator layer ( 105 ) collectively form a 
terms " before " , " after ” , “ single ” , and other such terminol - 10 semiconductor waveguide region ( 110 ) . 
ogy . Rather , the use of ordinal numbers is to distinguish In one or more embodiments , semiconductor layer A 
between the elements . By way of an example , a first element ( 102a ) and semiconductor layer B ( 1026 ) are configured to 
is distinct from a second element , and the first element may form a carrier accumulation region in response to a modu 
encompass more than one element and succeed ( or precede ) lating voltage . A carrier accumulation region is a region in 
the second element in an ordering of elements . 15 semiconductor layer A ( 102a ) and semiconductor layer B 
In general , embodiments disclosed herein relate to elec - ( 102b ) where electrical charge carriers ( e . g . , electrons , 
tro - optical phase shifters for use in optical modulators . holes , etc . ) are accumulated ( i . e . , with increased concentra 
Specifically , embodiments disclosed herein provide a pat - tion ) . In one or more embodiments , the carrier accumulation 
terned accumulation mode capacitive phase shifter with a region is formed in proximity to surface A ( 106a ) and 
grating pattern in an insulator layer . The patterned accumu - 20 surface B ( 106b ) . In one or more embodiments , semicon 
lation mode capacitive phase shifter has similar performance ductor layer A ( 102a ) and semiconductor layer B ( 102b ) are 
compared to existing capacitive phase shifters without the electrically coupled to an electrode A ( 101a ) and electrode 
complicated features required by existing capacitive phase B ( 1016 ) , respectively , for receiving the modulating voltage . 
shifters and , therefore is easier to fabricate . Further , the Accordingly , the carrier accumulation region is formed in 
patterned accumulation mode capacitive phase shifter pro - 25 response to the modulating voltage applied across electrode 
duces less interference over adjacent components than exist A ( 101a ) and electrode B ( 1016 ) . In this context , the 
ing capacitive phase shifters . FIG . 1A shows a diagram of a semiconductor capacitive phase shifter is referred to as an 
three dimensional ( 3D ) view ( 100a ) of a device in accor accumulation mode capacitive phase shifter . An example of 
dance with one or more embodiments . FIG . 1B shows a the carrier accumulation region in proximity to the surface 
corresponding diagram of a cross sectional view A ( 1006 ) of 30 A ( 106a ) and surface B ( 106 ) is shown in FIG . 3B . 
the device depicted in FIG . 1A . In one or more embodi In one or more embodiments , semiconductor layer A 
ments , one or more of the modules and elements shown in ( 102a ) and semiconductor layer B ( 102b ) are configured to 
FIG . 1A may be omitted , repeated , and / or substituted . induce , based on the carrier accumulation region , a phase 
Accordingly , embodiments of the invention should not be shift of a light beam propagating in the semiconductor 
considered limited to the specific arrangements of modules 35 waveguide region ( 110 ) . In particular , trench A ( 107a ) is 
shown in FIG . 1A . configured to confine a mode of light beam propagation 
In one or more embodiments , the device shown in FIG . along the direction marked by arrow A ( 110a ) in the 3D view 
1A is a semiconductor capacitive phase shifter . In particular , ( 100a ) of FIG . 1A . In addition , trench A ( 107a ) and trench 
the semiconductor capacitive phase shifter includes a semi - B ( 107b ) are configured to collectively adjust a charge 
conductor - insulator - semiconductor capacitor device that is 40 distribution of the carrier accumulation region and an optical 
configured as an optical waveguide to adjust the phase shift electric field distribution of the light beam . Specifically , the 
of a light beam propagating in the optical waveguide . In one charge distribution changes the refractive index within the 
or more embodiments , the light beam propagates along the semiconductor waveguide region ( 110 ) , which in turn 
direction marked by the arrow A ( 110a ) in the 3D view induces changes in the optical electric field distribution of 
( 100a ) . A portion of the 3D view ( 100a ) , as identified by the 45 the light beam . For example , trench A ( 107a ) is a trench in 
dashed circle , is omitted to show the underlying structures of semiconductor material and corresponds to a thicker insu 
the insulator layer ( 105 ) . lator region to concentrate the optical electric field distribu 
As shown in FIGS . 1A and 1B , the 3D view ( 100a ) and tion of the light beam , and trench B ( 107b ) is a plain surface 
the corresponding cross sectional view A ( 1006 ) depict a in the insulator material and corresponds to a thinner insu 
semiconductor layer A ( 102a ) , a semiconductor layer B 50 lator region to concentrate the charge distribution of the 
( 102b ) , and an insulator layer ( 105 ) . In one or more embodi - carrier accumulation region . In one or more embodiments , 
ments , the semiconductor layer A ( 102a ) is a poly - silicon with the trenches ( 107a , 107b ) , there may be more SiO2 
layer , the semiconductor layer B ( 102b ) is a silicon layer , surface ( i . e . , where the charge is deposited ) in the insulator 
and the insulator layer ( 105 ) may be made up of a suitable layer 105 between the SiO2 slot and the poly - silicon . In 
insulator material , such as silicon dioxide , silicon nitride , 55 addition , there may also be more surface between the SiO , 
hafnium oxide , oxynitride , bismuth oxide , or any multi - layer slot and the silicon below , thereby increasing the charge 
combination thereof . In one or more embodiments , the distribution in that area . An example of trench A ( 107a ) 
semiconductor layer A ( 102a ) , semiconductor layer B concentrating the optical electric field distribution and the 
( 102b ) , and insulator layer ( 105 ) are disposed on and sup - trench B ( 107b ) concentrating the charge distribution is 
ported by a substrate , such as a semiconductor wafer or a 60 shown in FIG . 3B described below . 
portion of the semiconductor wafer . For example , the semi - In one or more embodiments , the semiconductor wave 
conductor layer B ( 1026 ) may be defined by or derived from guide region ( 110 ) is defined by an overlap between semi 
ductor wafer a surface portion of the semiconductor wafer . conductor layer A ( 102a ) and semiconductor layer B ( 102b ) . 
Referring to FIG . 1B , in one or more embodiments , the In particular , semiconductor layer A ( 102a ) terminates along 
semiconductor layer A ( 102a ) has a surface A ( 106a ) with a 65 a longitudinal boundary A ( 103a ) of the insulator layer 
protrusion A ( 104a ) and a protrusion B ( 104b ) that collec - ( 105 ) . Similarly , semiconductor layer B ( 102b ) terminates 
tively form a trench A ( 107a ) in semiconductor layer A along a longitudinal boundary B ( 103b ) of the insulator layer 
US 10 , 330 , 962 B1 
( 105 ) . Accordingly , semiconductor layer A ( 102a ) and semi - embodiments of the invention should not be considered 
conductor layer B ( 102b ) overlap between the longitudinal limited to the specific number and arrangement of steps 
boundary A ( 103a ) and the longitudinal boundary B ( 103 ) shown in FIG . 2 . 
of the insulator layer ( 105 ) . In Step 201 , an initial semiconductor layer is formed that 
Referring to both FIGS . 1A and 1B , in one or more 5 has a grating pattern on the surface . In one or more embodi 
embodiments , the propagation direction of the light beam ments of the invention , the initial semiconductor layer is a 
( i . e . , arrow A ( 110a ) ) is parallel to the longitudinal boundary silicon layer at the surface of a silicon wafer where the initial 
A ( 103a ) and the longitudinal boundary B ( 103b ) of the semiconductor layer is terminated along an initial longitu 
insulator layer ( 105 ) . In one or more embodiments , the dinal boundary . In one or more embodiments , the grating 
longitudinal direction of trench A ( 107a ) and trench B R10 pattern includes protrusions and trenches along a longitudi nal direction of the grating pattern . In one or more embodi ( 107b ) ( i . e . , arrow B ( 110b ) ) forms a pre - determined angle 
with the longitudinal boundary A ( 103a ) and the longitudinal ments , the protrusions and trenches are formed such that the longitudinal direction of the grating pattern forms an angle boundary B ( 103b ) of the insulator layer ( 105 ) . In other between 0 degree and 90 degrees with respect to the initial 
words , the trenches and the protrusion may be at any angle . 15 longitudinal boundary . In one or more embodiments , the 
For example , the pre - determined angle is depicted in FIG . protrusions and trenches are formed using an etching pro 1A as 0 degrees . In other words , arrow A ( 110a ) ) is parallel cess step of the silicon photonic semiconductor fabrication 
to arrow B ( 110b ) . In other examples , arrow A ( 110a ) may process . Similarly , the initial semiconductor layer is termi 
not be parallel to the arrow B ( 1106 ) and the pre - determined nated along the initial longitudinal boundary using a lithog 
angle between the arrow A ( 110a ) and arrow ( 1106 ) may be 20 raphy process step of the silicon photonic semiconductor 
within a range from 0 to 90 degrees . fabrication process . An example of the grating pattern is 
Although two protrusions and two trenches are described shown in FIG . 1C above . Embodiments disclosed herein are 
in reference to FIG . 1A and FIG . 1B above , any additional not limited to the example of FIG . 1? . For example , in one 
number of protrusions and trenches may be present in the or more embodiments , the grating pattern is omitted from 
semiconductor capacitive phase shifter described herein . For 25 the initial semiconductor layer where the trench is formed in 
example , a series of protrusions and two trenches may form a subsequent insulator layer , such as the example depicted in 
a grating pattern . In this context , the semiconductor capaci FIG . 1B above . 
tive phase shifter may be referred to as a patterned accu In Step 202 , one or more insulator layers are disposed 
mulation mode capacitive phase shifter . over the surface of the initial semiconductor layer formed in 
FIG . 1C shows a diagram of a cross sectional view B 30 view B30 the Step 201 . In particular , the insulator conforms to the 
( 100c ) of a device in accordance with one or more embodi surface profile ( i . e . , protrusions and trenches ) of the initial 
ments disclosed herein . In one or more embodiments , one or semiconductor layer . For example , the protrusion in the initial semiconductor layer corresponds to a trench in the 
more of the modules and elements shown in FIG . 1C may be one or more insulator layers . In one or more embodiments , omitted , repeated , and / or substituted . Accordingly , embodi 35 the one or more insulator layers are formed using a chemical 
ments of the invention should not be considered limited to deposition process step ( e . g . , for depositing silicon nitride ) the specific arrangements of modules shown in FIG . 1C . or a thermal oxidation process step ( e . g . , for growing silicon 
In one or more embodiments , the device shown in FIG . dioxide ) of the silicon photonic semiconductor fabrication 1C is a variation of the semiconductor capacitive phase process . Accordingly , the one or more insulator layers have 
shifter depicted in FIG . 1A and FIG . 1B above . In particular , 40 a substantially constant thickness across the grating pattern . 
the cross sectional view B ( 100c ) is substantially the same In one or more embodiments , the insulator layer has sub 
as the cross sectional view C ( 1005 ) depicted in FIG . 1B stantially uniform thickness , as shown in FIG . 1C above . In 
above , with additional protrusions and trenches in the semi - one or more alternate embodiments , the grating pattern is 
conductor layer B ( 1026 ) within the semiconductor wave - omitted from the initial semiconductor layer and the insu 
guide region ( 110 ) . Specifically , the surface B ( 106b ) of 45 lator layer is patterned to form the trench structure in a 
semiconductor layer B ( 102b ) includes protrusion C ( 104c ) non - uniform thickness insulating layer . An example of such 
and protrusion D ( 104d ) protruding into corresponding embodiments is shown in the FIG . 1B above . 
trenches in semiconductor layer A ( 102a ) and collectively In Step 203 , a subsequent semiconductor layer is formed 
forming a trench C ( 1070 ) in semiconductor layer B ( 102b ) . over the insulator layer to define a semiconductor waveguide 
In one or more embodiments , the aforementioned protru - 50 region . In particular , the subsequent semiconductor layer 
sions and trenches maintain a thickness of the insulator layer conforms to the surface profile ( i . e . , protrusions and ( 105 ) substantially constant throughout the semiconductor trenches ) of the insulator layer . Based on the substantially 
waveguide region ( 110 ) . Although two protrusions and one constant thickness of the insulator layer , the surface profile 
trench in semiconductor layer B ( 102b ) are described in of the subsequent semiconductor layer substantially matches 
reference to FIG . 1C above , any number of protrusions and 55 the surface profile of the initial semiconductor layer formed 
trenches may exist in semiconductor layer B ( 102b ) of the in Step 201 . Accordingly , the trench in the insulator layer 
semiconductor capacitive phase shifter described herein . corresponds to a protrusion in the initial semiconductor layer 
FIG . 2 shows a flowchart in accordance with one or more and the subsequent semiconductor layer , and the protrusion 
embodiments . In one or more embodiments of the invention , in the insulator layer corresponds to a trench in the subse 
the process described in the flowchart of FIG . 2 may be 60 quent semiconductor layer and the subsequent semiconduc 
performed to fabricate the capacitive phase shifter device tor layer . 
depicted in FIGS . 1A and 1C above . In one or more In one or more embodiments , the subsequent semicon 
embodiments of the invention , the process of FIG . 2 may be ductor layer terminates along a subsequent longitudinal 
performed using a silicon photonic semiconductor fabrica - boundary that is parallel to the initial longitudinal boundary . 
tion process . One or more steps shown in FIG . 2 may be 65 In one or more embodiments , the subsequent semiconductor 
omitted , repeated , and / or performed in a different order layer is formed using a chemical deposition process step 
among different embodiments of the invention . Accordingly , ( e . g . , for depositing poly - silicon ) of the silicon photonic 
US 10 , 330 , 962 B1 
semiconductor fabrication process . Similarly , the subse - tern ) collectively confine the mode of the light beam propa 
quent semiconductor layer is terminated along the subse gation within the semiconductor waveguide region ( 110 ) . In 
quent longitudinal boundary using a lithography process particular , as shown in FIG . 3A , darker shading in trench A 
step of the silicon photonic semiconductor fabrication pro ( 107a ) in the semiconductor layer A ( 102a ) corresponds to 
cess . 5 higher field strength and illustrates concentrating the optical 
In one or more embodiments , the initial semiconductor electrical field distribution ( 109 ) . 
layer and the subsequent semiconductor layer overlap Cross sectional view D ( 310 ) in FIG . 3B shows a charge 
between the initial longitudinal boundary and the subsequent distribution ( 108 ) in a carrier accumulation region in the 
longitudinal boundary , which are also the boundaries of the semiconductor layer A ( 102a ) . For example , according to the 
grating pattern . Accordingly , the semiconductor waveguide 10 density scale ( 311 ) , the lighter shading corresponds to 
region is defined by the overlap between the initial semi - medium concentration while the darker shading corresponds 
conductor layer and the subsequent semiconductor layer . In to higher and lower concentrations . While not explicitly 
one or more embodiments , the protrusions and trenches shown , those of ordinary skill in the art would readily 
associated with the grating pattern are configured to propa appreciate that the carrier accumulation region extends a 
gate a light beam , in the semiconductor waveguide region , 15 certain depth from the surface A ( 106a ) into the interior of 
in parallel to the initial longitudinal boundary and the the semiconductor layer A ( 102a ) across the semiconductor 
subsequent longitudinal boundary . waveguide region ( 110 ) . The darker horizontal thin line in 
In one or more embodiments , a modulating voltage is the charge distribution ( 108 ) corresponds to higher concen 
applied across the initial semiconductor layer and the sub - trations and represents concentrated carrier density along the 
sequent semiconductor layer . In one or more embodiments , 20 protrusions ( e . g . , protrusion A ( 104a ) ) of the surface A 
the modulating voltage includes a direct current ( DC ) com - ( 106a ) due to thinner thickness of the insulator layer . A 
ponent to form a carrier accumulation region in the initial representative region ( 320 ) includes equi - density contours 
semiconductor layer and the subsequent semiconductor ( e . g . , contour C ( 321c ) , contour D ( 321d ) , etc . ) to illustrate 
layer . that the charge density decreases monotonically away from 
In one or more embodiments , the modulating voltage 25 the darker horizontal thin line in the charge distribution 
includes an alternating current ( AC ) component to induce , ( 108 ) . In other words , the charge density associated with the 
based on the carrier accumulation region , a phase shift of a contour D ( 321d ) is higher than the charge density associ 
light beam propagating in the semiconductor waveguide ated with the contour C ( 321c ) . Accordingly , the cross 
region . In one or more embodiments , the amount of phase sectional view D ( 310 ) shows how the trench A ( 107a ) and 
shift is adjusted based on the magnitude of the AC compo - 30 adjacent protrusions ( i . e . , grating pattern ) collectively adjust 
nent of the modulating voltage . the charge distribution ( 108 ) within the semiconductor 
FIGS . 3A , 3B , 4A , and 4B show examples in accordance waveguide region ( 110 ) . In particular , trench B ( 107b ) in the 
with one or more embodiments of the invention . The insulator layer ( 105 ) concentrates the charge distribution 
examples shown in FIGS . 3A , 3B , 4A , and 4B may be based ( 108 ) . 
on the semiconductor capacitive phase shifter and the 35 Therefore , the combination of the cross sectional view C 
method flow chart discussed in reference to FIGS . 1A , 1B , ( 300 ) and cross sectional view D ( 310 ) shows how the 
1C , and 2 above . In one or more embodiments , one or more grating pattern adjusts the overlap between the optical 
of the modules and elements shown in FIGS . 3A , 3B , 4A , electrical field distribution ( 109 ) and the charge distribution 
and 4B may be omitted , repeated , and / or substituted . ( 108 ) . In one or more embodiments , the spatial variation of 
Accordingly , embodiments of the invention should not be 40 the refractive index may be dependent on the charge distri 
considered limited to the specific arrangements of modules b ution ( 108 ) . Accordingly , modulation of the phase shift of 
shown in FIGS . 3A , 3B , 4A , and 4B . the light beam may be dependent on the overlap between the 
Specifically , FIGS . 3A and 3B show diagrams of cross optical electrical field distribution ( 109 ) and the charge 
sectional view C ( 300 ) and cross sectional view D ( 310 ) distribution ( 108 ) . 
corresponding to the semiconductor waveguide region ( 110 ) 45 The patterned accumulation mode capacitive phase shifter 
depicted in FIG . 1B above . Specifically , cross sectional view described above may be used as a building block of an 
C ( 300 ) of FIG . 3A shows an optical electrical field distri - interference - based optical modulator such as a Mach 
bution ( 109 ) superimposing the semiconductor waveguide Zehnder modulator ( MZM ) . For the high - speed integrated 
region ( 110 ) . In particular , the optical electrical field distri - silicon photonic modulator , the phase shifting function is 
bution ( 109 ) includes equi - potential contours ( e . g . , contour 50 implemented by the plasma dispersion effect , where the 
A ( 311a ) , contour B ( 311b ) , etc . ) that are represented by silicon and / or poly - silicon refractive index is changed in the 
dashed curves . For example , the optical electrical potential presence of free charge carriers . The plasma dispersion 
changes decreases monotonically from an interior contour effect may be exploited in the carrier injection mode , the 
towards an exterior contour . In other words , the optical carrier depletion mode , and the carrier accumulation mode . 
electrical potential associated with the contour A ( 311a ) is 55 The carrier accumulation mode has the advantage of high 
higher than the optical electrical potential associated with modulation efficiency while maintaining a relatively large 
the contour B ( 311b ) . Correspondingly , shading of the bandwidth at the same time . Performance characteristics of 
semiconductor waveguide region ( 110 ) represents , accord the accumulation mode capacitive structures ( V . Lt , band 
ing to the shading scale ( 301 ) , a field strength of the optical width , insertion loss , etc . ) depend on the thickness of the 
electrical field distribution ( 109 ) . For example , the lighter 60 insulating layer . For example , VL . ( i . e . , the product of the 
shading corresponds to medium field strength while the voltage swing and device length to achieve a radian of phase 
darker shading corresponds to higher and lower field shift ) may be reduced to improve the efficiency of the 
strengths . The optical electrical field distribution ( 109 ) cor accumulation mode capacitive phase shifter by reducing the 
responds to a mode of light beam propagation along a thickness of the insulator layer . e . g . , in the trench of the 
direction perpendicular to the cross sectional view C ( 300 ) . 65 insulator layer . 
Accordingly , cross sectional view C ( 300 ) shows how the FIGS . 4A and 4B show plot A ( 401 ) , plot B ( 402 ) , and plot 
trench A ( 107a ) and adjacent protrusions ( i . e . , grating pat - C ( 403 ) according to the legend ( 400 ) . Each of plot A ( 401 ) , 
10 
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plot B ( 402 ) , and plot C ( 403 ) compares a characteristic of induce , based on the carrier accumulation region , a 
the accumulation mode capacitive phase shifter between a phase shift of a light beam propagating in the semi 
conventional non - patterned structure and the patterned conductor waveguide region , and 
structure described in FIGS . 1A - 1C and 3A - 3B above . wherein the first trench and the second trench are config 
Specifically , the patterned structure includes a grating pat - 5 ured to adjust a charge distribution of the carrier 
tern in the semiconductor waveguide region as described in accumulation region and an optical electric field dis 
reference to FIGS . 1A - 1C and 3A - 3B above . In contrast , the tribution of the light beam . 
non - patterned structure includes a vertical structure without 2 . The capacitive phase shifter device of claim 1 , 
wherein the first trench is configured to concentrate the any grating pattern in the semiconductor waveguide region . 
Plot A ( 401 ) shows simulation result of the V L . ( along optical electric field distribution of the light beam , and 
the vertical axis ) versus the thickness of the insulating layer wherein the second trench is configured to concentrate the charge distribution of the carrier accumulation region . ( along the horizontal axis ) . 3 . The capacitive phase shifter device of claim 1 , Plot B ( 402 ) shows simulation result of the insertion loss wherein the first semiconductor layer terminates along a 
along the vertical axis ) versus the thickness of the insulating 15 first longitudinal boundary of the insulator layer , layer ( along the horizontal axis ) . wherein the second semiconductor layer terminates along 
Plot C ( 403 ) shows simulation result of the 3 - dB band a second longitudinal boundary of the insulator layer , 
width ( along the vertical axis ) versus the thickness of the 
insulating layer ( along the horizontal axis ) . wherein the first semiconductor layer and the second 
Plot A ( 401 ) , plot B ( 402 ) , and plot C ( 403 ) show similar 20 semiconductor layer overlap between the first longitu 
performance characteristics between the patterned structure dinal boundary and the second longitudinal boundary 
and the non - patterned structure . Further , the patterned struc of the insulator layer . 
ture shows lower interference over adjacent component as 4 . The capacitive phase shifter device of claim 3 , 
compared to the non - patterned structure . In one or more wherein the light beam propagates , in the semiconductor 
embodiments , the patterned accumulation mode capacitive 25 waveguide region , in parallel to the first longitudinal 
phase shifter described above is used to implement seg boundary and the second longitudinal boundary of the 
mented modulators , optical DACs and low baud - rate modu insulator layer . lators with the advantage of ease of manufacturing . 5 . The capacitive phase shifter device of claim 4 , 
While the invention has been described with respect to a wherein the first trench has a longitudinal direction that 
limited number of embodiments , those skilled in the art , 30 forms a pre - determined angle with the first longitudinal 
having benefit of this disclosure , will appreciate that other boundary and the second longitudinal boundary of the 
embodiments can be devised which do not depart from the insulator layer , and 
scope of the invention as disclosed herein . Accordingly , the wherein the pre - determined angle is within a range of 0 to 
scope of the invention should be limited only by the attached 90 degrees . 
claims . 6 . The capacitive phase shifter device of claim 1 , 
wherein the second surface of the second semiconductor 
What is claimed is : layer comprises a third protrusion protruding into the 1 . A capacitive phase shifter device , comprising : first trench in the first semiconductor layer to maintain 
a first semiconductor layer having a first surface , wherein a thickness of the insulator layer substantially constant 
the first surface comprises a first protrusion and a 40 throughout the semiconductor waveguide region . 
second protrusion collectively forming a first trench in 7 . The capacitive phase shifter device of claim 6 , 
the first semiconductor layer ; wherein the second surface of the second semiconductor 
a second semiconductor layer having a second surface layer further comprises a fourth protrusion , 
opposing the first surface of the first semiconductor wherein the second protrusion corresponds to a fourth 
layer ; and trench in the insulator layer , 
an insulator layer disposed between and in contact with wherein the third protrusion and the fourth protrusion 
the first surface and the second surface , wherein the collectively form a third trench in the second semicon 
first protrusion corresponds to a second trench in the ductor layer , and 
insulator layer , wherein the second protrusion of the first semiconductor 
wherein the first semiconductor layer , the second semi - 50 layer protrudes into the third trench in the second 
conductor layer , and the insulator layer collectively semiconductor layer to further maintain the thickness 
form a semiconductor waveguide region which is of the insulator layer substantially constant throughout 
defined by a partial overlap where the first semicon the semiconductor waveguide region . 
ductor layer and the second semiconductor layer each 8 . A semiconductor waveguide device , comprising : 
extend and there is a grating pattern in the insulator 55 a first semiconductor layer having a first surface , wherein 
layer , the first surface comprises a first protrusion and a 
wherein the insulator layer extends approximately to a top second protrusion collectively forming a first trench in 
of the first semiconductor layer with a first width , is the first semiconductor layer ; 
between and in contact with the first surface and the a second semiconductor layer having a second surface 
second surface with a second width , and extends 60 opposing the first surface of the first semiconductor 
approximately to a bottom of the second semiconductor layer ; and 
layer with a third width , wherein the third width is an insulator layer disposed between and in contact with 
smaller than the first width and the second width , the first surface and the second surface , 
wherein the first semiconductor layer and the second wherein the first semiconductor layer , the second semi 
semiconductor layer are configured to : 65 conductor layer , and the insulator layer form a semi 
form a carrier accumulation region in response to a conductor waveguide region which is defined by a 
modulating voltage ; and partial overlap between the first semiconductor layer 
35 
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and the second semiconductor layer and there is a 
grating pattern in the insulator layer , 
wherein the insulator layer extends approximately to a top 
of the first semiconductor layer with a first width , is 
between and in contact with the first surface and the 5 
second surface with a second width , and extends 
approximately to a bottom of the second semiconductor 
layer with a third width , wherein the third width is 
smaller than the first width and the second width , and 
wherein the first trench is configured to confine a mode of 10 
light beam propagation in the semiconductor wave 
guide region . 
9 . The semiconductor waveguide device of claim 8 , 
wherein the first semiconductor layer terminates along a 16 
first longitudinal boundary of the insulator layer , 
wherein the second semiconductor layer terminates along 
a second longitudinal boundary of the insulator layer , 
wherein the first semiconductor layer and the second 
semiconductor layer overlap between the first longitu - 20 
dinal boundary and the second longitudinal boundary 
of the insulator layer , and 
wherein the light beam propagates , in the semiconductor 
waveguide region , in parallel to the first longitudinal 
boundary and the second longitudinal boundary of the 25 
insulator layer . 
10 . The semiconductor waveguide device of claim 9 , 
wherein the first trench has a longitudinal direction that 
forms a pre - determined angle with the first longitudinal 
boundary and the second longitudinal boundary of the 30 
insulator layer , and 
wherein the pre - determined angle is within a range from 
O degree to 90 degrees . 
11 . The semiconductor waveguide device of claim 8 , 
wherein the second surface of the second semiconductor 35 
layer comprises a third protrusion protruding into the 
first trench in the first semiconductor layer to maintain 
a thickness of the insulator layer substantially constant 
throughout the semiconductor waveguide region . 
12 . The semiconductor waveguide device of claim 11 , 40 
wherein the second surface of the second semiconductor 
layer further comprises a fourth protrusion , 
wherein the third protrusion and the fourth protrusion 
collectively form a second trench in the second semi 
conductor layer , and 
wherein the second protrusion of the first semiconductor 
layer protrudes into the second trench in the second 
semiconductor layer to further maintain the thickness 
of the insulator layer substantially constant throughout 
the semiconductor waveguide region . 
13 . A method for fabricating a capacitive phase shifter 
device , comprising : 
forming a first semiconductor layer having a first surface , 
wherein the first surface comprises a first protrusion 
and a second protrusion collectively forming a first 55 
trench in the first semiconductor layer ; 
forming a second semiconductor layer having a second 
surface opposing the first surface of the first semicon 
ductor layer ; 
disposing an insulator layer between and in contact with 60 
the first surface and the second surface , wherein the 
first protrusion corresponds to a second trench in the 
insulator layer ; and 
defining a semiconductor waveguide region by a partial 
overlap between the first semiconductor layer and the 65 
second semiconductor layer and there is a grating 
pattern in the insulator layer ; 
wherein the first semiconductor layer , the second semi 
conductor layer , and the insulator layer collectively 
form the semiconductor waveguide region , 
wherein the insulator layer extends approximately to a top 
of the first semiconductor layer with a first width , is 
between and in contact with the first surface and the 
second surface with a second width , and extends 
approximately to a bottom of the second semiconductor 
layer with a third width , wherein the third width is 
smaller than the first width and the second width , 
wherein the first semiconductor layer and the second 
semiconductor layer are configured to : 
form a carrier accumulation region in response to a 
modulating voltage ; and 
induce , based on the carrier accumulation region , a 
phase shift of a light beam propagating in the semi 
conductor waveguide region , and 
wherein the first trench and the second trench are config 
ured to adjust a charge distribution of the carrier 
accumulation region and an optical electric field dis 
tribution of the light beam . 
14 . The method of claim 13 , further comprising : 
terminating the first semiconductor layer along a first 
longitudinal boundary of the insulator layer ; and 
terminating the second semiconductor layer along a sec 
ond longitudinal boundary of the insulator layer , and 
wherein the first semiconductor layer and the second 
semiconductor layer overlap between the first longitu 
dinal boundary and the second longitudinal boundary 
of the insulator layer so as to propagate the light beam , 
in the semiconductor waveguide region , in parallel to 
the first longitudinal boundary and the second longitu 
dinal boundary of the insulator layer . 
15 . The method of claim 14 , 
wherein the first trench has a longitudinal direction that 
forms a pre - determined angle with the first longitudinal 
boundary and the second longitudinal boundary of the 
insulator layer , and 
wherein the pre - determined angle is within a range from 
0 degree to 90 degrees . 
16 . The method of claim 13 , 
wherein the second surface of the second semiconductor layer comprises a third protrusion and a fourth protru 
sion , 
wherein the third protrusion protrudes into the first trench 
in the first semiconductor layer and collectively forms , 
with the fourth protrusion , a second trench in the 
second semiconductor layer , 
wherein the second protrusion of the first semiconductor 
layer protrudes into the second trench in the second 
semiconductor layer , and 
wherein the first protrusion , the second protrusion , the 
third protrusion , the fourth protrusion , the first trench , 
and the second trench collectively maintain a thickness 
of the insulator layer substantially constant throughout 
the semiconductor waveguide region . 
17 . The method of claim 16 , 
wherein forming the second semiconductor layer com 
prises an etching operation to form the second trench in 
the second semiconductor layer , 
wherein disposing the insulator layer comprises deposit ing , subsequent to the etching operation , insulating 
material onto the second surface of the second semi 
conductor layer such that the insulator layer conforms 
to a surface profile defined by the third protrusion , the 
second trench , and the fourth protrusion of the second 
surface , 
45 
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wherein forming the first semiconductor layer comprises 
depositing , subsequent to the depositing the insulating 
material , semiconductor material onto a top surface of 
the insulator layer , the top surface opposing the second 
surface across the insulator layer , and 
wherein the first protrusion , the first trench , and the 
second protrusion of the first surface are formed based 
on the surface profile of the insulator layer . 
18 . The capacitive phase shifter device of claim 1 , 
wherein the grating pattern in the insulation layer is 10 
formed based on associated protrusions and trenches in 
the first semiconductor layer and the second semicon 
ductor layer . 
19 . The capacitive phase shifter device of claim 1 , 
wherein the grating pattern confines a mode of light beam 15 
propagation in the semiconductor waveguide region . 
20 . The capacitive phase shifter device of claim 1 , 
wherein the grating pattern adjusts charge distribution in 
the semiconductor waveguide region . 
20 
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